

6-13-00

A

**UTILITY PATENT APPLICATION TRANSMITTAL**  
**(Large Entity)***(Only for new nonprovisional applications under 37 CFR 1.53(b))*Docket No.  
87552.081500/SE-1539IP.A

Total Pages in this Submission

**TO THE ASSISTANT COMMISSIONER FOR PATENTS**Box Patent Application  
Washington, D.C. 20231

Transmitted herewith for filing under 35 U.S.C. 111(a) and 37 C.F.R. 1.53(b) is a new utility patent application for an invention entitled:

**MULTI-PHASE CONVERTER WITH BALANCED CURRENTS**

and invented by:

**Michael M. Walters, Charles E. Hawkes, Robert H. Isham**If a **CONTINUATION APPLICATION**, check appropriate box and supply the requisite information:☒ **Continuation** ☐ **Divisional** ☐ **Continuation-in-part (CIP)** of prior application No.: \_\_\_\_\_

Which is a:

☒ **Continuation** ☐ **Divisional** ☐ **Continuation-in-part (CIP)** of prior application No.: \_\_\_\_\_

Which is a:

☒ **Continuation** ☐ **Divisional** ☐ **Continuation-in-part (CIP)** of prior application No.: \_\_\_\_\_

Enclosed are:

**Application Elements**

1. ☒ Filing fee as calculated and transmitted as described below
2. ☒ Specification having 16 pages and including the following:
  - a. ☒ Descriptive Title of the Invention
  - b. ☒ Cross References to Related Applications *(if applicable)*
  - c. ☐ Statement Regarding Federally-sponsored Research/Development *(if applicable)*
  - d. ☐ Reference to Microfiche Appendix *(if applicable)*
  - e. ☒ Background of the Invention
  - f. ☒ Brief Summary of the Invention
  - g. ☒ Brief Description of the Drawings *(if drawings filed)*
  - h. ☒ Detailed Description
  - i. ☒ Claim(s) as Classified Below
  - j. ☒ Abstract of the Disclosure

**UTILITY PATENT APPLICATION TRANSMITTAL**  
**(Large Entity)**

*(Only for new nonprovisional applications under 37 CFR 1.53(b))*

Docket No.  
87552.081500/SE-1539IP.A

Total Pages in this Submission

**Application Elements (Continued)**

3. ☒ Drawing(s) *(when necessary as prescribed by 35 USC 113)*
- a. ☐ Formal                      Number of Sheets \_\_\_\_\_
- b. ☒ Informal                      Number of Sheets 1
4. ☒ Oath or Declaration
- a. ☒ Newly executed *(original or copy)*                      ☐ Unexecuted
- b. ☐ Copy from a prior application (37 CFR 1.63(d)) *(for continuation/divisional application only)*
- c. ☒ With Power of Attorney                      ☐ Without Power of Attorney
- d. ☐ DELETION OF INVENTOR(S)  
Signed statement attached deleting inventor(s) named in the prior application,  
see 37 C.F.R. 1.63(d)(2) and 1.33(b).
5. ☐ Incorporation By Reference *(usable if Box 4b is checked)*  
The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under  
Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby  
incorporated by reference therein.
6. ☐ Computer Program in Microfiche *(Appendix)*
7. ☐ Nucleotide and/or Amino Acid Sequence Submission *(if applicable, all must be included)*
- a. ☐ Paper Copy
- b. ☐ Computer Readable Copy *(identical to computer copy)*
- c. ☐ Statement Verifying Identical Paper and Computer Readable Copy

**Accompanying Application Parts**

8. ☒ Assignment Papers *(cover sheet & document(s))*
9. ☐ 37 CFR 3.73(B) Statement *(when there is an assignee)*
10. ☐ English Translation Document *(if applicable)*
11. ☒ Information Disclosure Statement/PTO-1449                      ☒ Copies of IDS Citations
12. ☐ Preliminary Amendment
13. ☒ Acknowledgment postcard
14. ☒ Certificate of Mailing
- ☐ First Class    ☒ Express Mail *(Specify Label No.):* EL407177856US

# UTILITY PATENT APPLICATION TRANSMITTAL (Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No.  
87552.081500/SE-1539IP.A

Total Pages in this Submission

## Accompanying Application Parts (Continued)

15. ☐ Certified Copy of Priority Document(s) (if foreign priority is claimed)


16. ☐ Additional Enclosures (please identify below):

## Fee Calculation and Transmittal

### CLAIMS AS FILED

For	#Filed	#Allowed	#Extra	Rate	Fee
Total Claims	18	- 20 =	0	x \$18.00	\$0.00
Indep. Claims	3	- 3 =	0	x \$78.00	\$0.00
Multiple Dependent Claims (check if applicable) <input type="checkbox"/>					\$0.00
BASIC FEE					\$690.00
OTHER FEE (specify purpose) _____					\$0.00
TOTAL FILING FEE					\$690.00

- ☒ A check in the amount of \$690.00 to cover the filing fee is enclosed.
- ☒ The Commissioner is hereby authorized to charge and credit Deposit Account No. 10-0223 as described below. A duplicate copy of this sheet is enclosed.
- ☐ Charge the amount of \_\_\_\_\_ as filing fee.
- ☒ Credit any overpayment.
- ☒ Charge any additional filing fees required under 37 C.F.R. 1.16 and 1.17.
- ☐ Charge the issue fee set in 37 C.F.R. 1.18 at the mailing of the Notice of Allowance, pursuant to 37 C.F.R. 1.311(b).

  
Signature

Laurence S. Roach, Esq.  
Reg. No. 45,044  
Jaeckle Fleischmann & Mugel, LLP  
39 State Street  
Rochester, NY 14614-1310  
Tel: (716) 262-3640  
Fax: (716) 262-4133

Dated: June 12, 2000

cc:

**CERTIFICATE OF MAILING BY "EXPRESS MAIL" (37 CFR 1.10)**Applicant(s): **Michael M. Walters, et al.**

Docket No.

**87552.081500/SE-1539IP.A**

Serial No.

**TBA**

Filing Date

**Herewith**

Examiner

**Unknown**

Group Art Unit

**Unknown**Invention: **MULTI-PHASE CONVERTER WITH BALANCED CURRENTS**

I hereby certify that the following correspondence:

**Utility Patent Application Transmittal Letter (3 pgs)***(Identify type of correspondence)*

is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under

37 CFR 1.10 in an envelope addressed to: The Assistant Commissioner for Patents, Washington, D.C. 20231 on

**June 12, 2000***(Date)***Penny R. Turrell***(Typed or Printed Name of Person Mailing Correspondence)**(Signature of Person Mailing Correspondence)***EL407177856US***("Express Mail" Mailing Label Number)***Note: Each paper must have its own certificate of mailing.**

## MULTI-PHASE CONVERTER WITH BALANCED CURRENTS

5

### CROSS-REFERENCE TO RELATED APPLICATIONS

This application claims the benefit of U.S. Provisional Application No. 60/151,982,  
filed September 1, 1999.

10

### FIELD OF THE INVENTION

The present invention relates to an apparatus and method for balancing the individual  
channel currents in a multi-phase DC/DC converter.

15  
20  
25  
30

### DESCRIPTION OF THE RELATED ART

There are no known prior art devices or methods that specifically balance the channel  
currents of multi-phase converters.

Personal computers have direct current (DC) power supplies to regulate their  
operating voltage and current. Early personal computers operated their circuits at  $\pm 5$  volts  
and drew several amps of current. In order to speed-up performance, operating voltages were  
dropped to the range of  $\pm 1.5$  to 1.0 volts and currents have risen to 50 or more amps. It is  
more economical to provide the 50 or more amps from several power sources rather than  
from a single source. This has led many power supply manufacturers to provide multi-phase  
converters with two or more current channels. While there are more component parts in  
multi-phase systems, the parts themselves are smaller and typically less expensive than the  
high-power parts which must be used in a single-converter having similar current capabilities.

25

When multi-phase converters supply the same load there is often a voltage mismatch  
between the channels. If two or more channels have even slightly different output voltages,  
current will flow mostly from the channels with the highest voltage. Some converters have  
the ability to sink as well as source output current. In those converters, current may flow  
from one channel to another, regardless of load current. This can lead to excessive power

30

dissipation. Additionally, the load that these converters supply must be limited below the combined full load capability of the individual channel.

Without the capability to share the load current, each converter channel provides a current proportional to the average phase voltage and the net converter resistance. The average phase voltage is approximated by:

$$V_{PH} = (V_{IN} - V_{UP}) \bullet D - V_{LOW} (1 - D)$$

where:  $V_{IN}$  is the input voltage,

$V_{UP}$  is the voltage drop across the upper switch,

$V_{LOW}$  is the voltage across the lower switch, and

$D$  is the duty cycle.

The net converter resistance includes the summation of the inductor winding resistance, any trace resistance, and the time multiplexed resistance of the upper and lower power switches.

In multi-phase converters, the ability to equally share the load current depends upon the matching of parameters and components between each of the phases or channels. Current sharing is particularly sensitive to any duty cycle mismatch between channels. Matching the duty cycle of multiple phases is difficult because of inherent component mismatches that can induce timing errors. As a result, any channel may be forced to carry significantly more than its proportional share of the load current. For example, in a four-phase converter with four converter channels, one channel may carry 40% of the load current while the other channels each carry 20%, rather than each channel carrying the ideal 25%. Thus, each channel must be sized to carry at least 40% of the projected output current, or 15% more than its proportionate share. Designing each of the four channels for 40% of the projected output current, rather than for 25% of the projected output current, requires the use of oversized power output transistors and passive components, such as, for example, inductors and resistors, in order for each channel to safely conduct a higher proportion of load current. Since the distribution of the load varies, each power transistor must be larger than needed for the total load. However, if the load is more evenly distributed smaller transistors as well as smaller passive components can be used to achieve the same load current capability as oversized prior art systems. Smaller transistor and passive components are less expensive and more efficient

than larger, higher-power components.

Therefore, what is needed in the art is a multi-phase converter which equally shares the load current between each of the phases or channels.

Furthermore, what is needed in the art is a multi-phase converter which uses smaller transistors and smaller passive components to produce a given load current capability, thereby making it less expensive to produce and sell.

### SUMMARY OF THE INVENTION

The present invention provides an apparatus and method for balancing the channel currents in a multi-phase DC/DC converter.

The invention comprises, in one form thereof, a multi-phase DC/DC converter having an output voltage and including a plurality of converter channels. Each converter channel includes a converter channel input and a converter channel output. Each converter channel is configured for generating a converter channel current and for adjusting said converter channel current in response to a control signal electrically connected to each converter channel input. A control circuit generates an error signal representative of a comparison of the converter output voltage to a reference voltage. The control circuit includes a plurality of control circuit channels, each of which correspond to a converter channel. Each control circuit channel generates a channel current signal representative of a corresponding converter channel current, and generates a differential channel current signal representative of a comparison of the channel current signal to an average current signal. The average current signal is representative of an overall average current for the converter channels. Each control circuit channel generates a differential error signal representative of a comparison of the error signal to the differential channel current signal. Each control circuit channel includes a pulse width modulator having a ramp input and a control input. The control input is electrically connected to the differential error signal. The pulse width modulator generates the control signal based upon the differential error signal. The control signal is electrically coupled to a corresponding converter channel input. The control circuit generates the average current signal.

## BRIEF DESCRIPTION OF THE DRAWINGS

The above-mentioned and other features and advantages of this invention, and the manner of attaining them, will become apparent and be better understood by reference to the following description of one embodiment of the invention in conjunction with the accompanying drawings, wherein:

Fig. 1 is a block diagram of a four-phase, four-channel converter; and

Fig. 2 shows the control circuit for the four-channel converter system in Fig. 1.

Corresponding reference characters indicate corresponding parts throughout the several views. The exemplification set out herein illustrates one preferred embodiment of the invention, in one form, and such exemplification is not to be construed as limiting the scope of the invention in any manner.

## DETAILED DESCRIPTION OF THE DRAWINGS

Generally, the multi-phase converter of the present invention has multiple converter channels to source the load current. Each converter channel can be considered as an independent converter, and is controlled by a pulse-width modulated (PWM) signal. For this discussion, each converter channel is a buck converter or synchronous-rectified buck converter. The converters may share a common output capacitance.

Referring now to the drawings, and particularly to Fig. 1, there is shown one embodiment of a 4-channel multi-phase converter 10 of the present invention. Converter 10 drives load 12 and includes control circuit 14. Interconnected electrically between load 12 and control circuit 14 are, for example, four synchronous-rectified buck channels or converter channels 18a, 18b, 18c, 18d. More particularly, each converter channel 18a, 18b, 18c, 18d includes a respective converter channel input 22a, 22b, 22c, 22d. Control circuit 14 includes four control circuit outputs 14a, 14b, 14c, 14d, each of which are electrically connected to a respective one of converter channel inputs 22a, 22b, 22c, 22d. Each converter channel 18a, 18b, 18c, 18d further includes a respective converter channel output 24a, 24b, 24c, 24d, through which flows a respective converter channel current. Control circuit 14 provides at each output 14a, 14b, 14c, 14d, a separate and independent PWM signal, PWM1, PWM2, PWM3, PWM4, to each converter channel input 22a, 22b, 22c, 22d. The four PWM signals regulate the current flowing through each converter channel output 24a, 24b, 24c, 24d.



As will be described more particularly hereinafter, the output currents of converter channels 18a, 18b, 18c, 18d, are separately and individually fed back to control circuit 14. The individual PWM signals PWM1, PWM2, PWM3, PWM4 at each control circuit output 14a, 14b, 14c, 14d, respectively, are modified based at least in part upon the fed-back converter channel current. The modified or adjusted individual PWM signals PWM1, PWM2, PWM3, PWM4 are provided to each converter channel input 22a, 22b, 22c, 22d. More particularly, control circuit 14 includes current feedback lines 28a, 28b, 28c, 28d which electrically connect a respective one of converter channel outputs 24a, 24b, 24c, 24d to a respective one of control circuit inputs 32a, 32b, 32c, 32d. Thus, each of current feedback lines 28a, 28b, 28c, 28d provide a current feedback path for each of the converter channel currents flowing through converter channels 18a, 18b, 18c, and 18d, respectively. Each of feedback lines 28a, 28b, 28c, 28d, are considered as forming a part of four separate control circuit channels.

It is preferred to use a feedback method that provides a separate feedback signal from each of converter channels 18a, 18b, 18c, 18d to each control circuit channel. The separate feedback signals are each proportional to the converter channel current being sourced by a corresponding converter channel. The operation of each channel 18a, 18b, 18c, 18d is then individually and separately adjusted on the basis of the fed-back converter channel current to balance the converter channel currents relative to each other. Providing to each control circuit channel a feedback signal that is proportional to the current being sourced by a corresponding converter channel eliminates issues with component mismatch between the converter channels. Generally, and as will be described with more particularity hereinafter, converter 10 subtracts from an error amplifier's output a signal that is proportional to the converter current imbalance existing between the converter channels to thereby correct for any imbalance between the converter currents.

Feed back path 34 electrically connects output 36 of converter 10 to feedback input 32f of control circuit 14. Control circuit 14 thus receives via feed back path 34 the voltage being supplied to load 12.

Referring now to Fig. 2, control circuit 14 is shown in more detail. Generally, and as will be described with more particularity hereinafter, the converter channel current of each converter channel 18a, 18b, 18c, 18d is individually compared to the overall average

converter channel current of all the converter channels 18a, 18b, 18c, and 18d. The current of each converter channel 18a, 18b, 18c, 18d is then individually and separately adjusted to bring it closer to the average and, therefore, making the converter channel current in each of converter channels 18a, 18b, 18c, 18d substantially equal to each other.

5 Error amplifier (E/A) 42 has a first input 32f electrically connected via feedback path 34 to output 36 of converter 10. E/A 42 compares the voltage at converter output 36, or the load voltage, to a reference voltage REF electrically connected to input 42a of error amplifier 42. The output voltage VE/A appearing on output 42b of E/A 42 increases when the voltage at output 36 of converter 10 is below the reference voltage applied to input 42a of E/A 42.

10 Conversely, the output voltage VE/A appearing on output 42b of E/A 42 decreases when the voltage at output 36 of converter 10 is above the reference voltage applied to input 42a of E/A 42. The current flowing from each converter channel output 24a, 24b, 24c, 24d flows through a series resistor (not shown) in each of current feedback paths 28a, 28b, 28c, 28d to thereby create  $V_{ISENSE1}$ ,  $V_{ISENSE2}$ ,  $V_{ISENSE3}$ , and  $V_{ISENSE4}$ , respectively. Each of  $V_{ISENSE1}$ ,  $V_{ISENSE2}$ ,  $V_{ISENSE3}$ , and  $V_{ISENSE4}$ , is proportional to the individual converter channel current flowing through converter channel outputs 24a, 24b, 24c, 24d, respectively. Each of  $V_{ISENSE1}$ ,  $V_{ISENSE2}$ ,  $V_{ISENSE3}$ , and  $V_{ISENSE4}$ , is electrically connected to control circuit 14 via feedback paths 28a, 28b, 28c, 28d, respectively. However, it is to be understood that the series resistor may be integrated within control circuit 14, in which case feedback paths 28a, 28b, 28c, 28d would deliver the converter channel currents flowing through converter channel outputs 24a, 24b, 24c, 24d, respectively, and in which case  $V_{ISENSE1}$ ,  $V_{ISENSE2}$ ,  $V_{ISENSE3}$ , and  $V_{ISENSE4}$  would be created internally of control circuit 14.

25 Summing circuit 44 includes inputs 44a, 44b, 44c, 44d, each of which are electrically connected to control circuit inputs 32a, 32b, 32c, 32d, thereby connecting inputs 44a, 44b, 44c, 44d of summing circuit 44 to  $V_{ISENSE1}$ ,  $V_{ISENSE2}$ ,  $V_{ISENSE3}$ ,  $V_{ISENSE4}$ , respectively. Summing circuit 44 adds together each of  $V_{ISENSE1}$ ,  $V_{ISENSE2}$ ,  $V_{ISENSE3}$ , and  $V_{ISENSE4}$ , and produces a signal proportional to the sum of  $V_{ISENSE1}$ ,  $V_{ISENSE2}$ ,  $V_{ISENSE3}$ , and  $V_{ISENSE4}$  at output 44f. Output 44f of summing circuit 44 is electrically connected to input 46a of scaling circuit 46. Scaling circuit 46 scales (i.e., divides by 4) the sum of  $V_{ISENSE1}$ ,  $V_{ISENSE2}$ ,  $V_{ISENSE3}$ , and  $V_{ISENSE4}$  to thereby produce signal  $V_{average}$ , which is proportional to the average of  $V_{ISENSE1}$ ,  $V_{ISENSE2}$ ,  $V_{ISENSE3}$ , and  $V_{ISENSE4}$ , at output 46b.

Each control circuit channel includes a respective subtraction circuit 48, 50, 52, 54. Each of subtraction circuits 48, 50, 52, 54 include inputs 48a and 48b, 50a and 50b, 52a and 52b, and 54a and 54b, respectively. Input 48a of subtraction circuit 48 is electrically connected to input 32a of control circuit 14, thereby connecting input 48a of subtraction circuit 48 to  $V_{ISENSE1}$ . Input 50a of subtraction circuit 50 is electrically connected to input 32b of control circuit 14, thereby connecting input 50a of subtraction circuit 48 to  $V_{ISENSE2}$ . Input 52a of subtraction circuit 52 is electrically connected to input 32c of control circuit 14, thereby connecting input 52a of subtraction circuit 48 to  $V_{ISENSE2}$ . Likewise, input 54a of subtraction circuit 54 is electrically connected to input 32d of control circuit 14, thereby connecting input 54a of subtraction circuit 48 to  $V_{ISENSE4}$ . Each input 48b, 50b, 52b, and 54b of subtraction circuits 48, 50, 52, 54, respectively, is electrically connected to output 46b of scaling circuit 46, thereby connecting each input 48b, 50b, 52b, 54b to  $V_{average}$ . Each of the subtraction circuits 48, 50, 52, 54, subtracts  $V_{average}$  from each of  $V_{ISENSE1}$ ,  $V_{ISENSE2}$ ,  $V_{ISENSE3}$ , and  $V_{ISENSE4}$ . More particularly, subtraction circuit 48 subtracts  $V_{average}$  from  $V_{ISENSE1}$ , subtraction circuit 50 subtracts  $V_{average}$  from  $V_{ISENSE2}$ , subtraction circuit 52 subtracts  $V_{average}$  from  $V_{ISENSE3}$ , and subtraction circuit 54 subtracts  $V_{average}$  from  $V_{ISENSE4}$ . The results of the subtraction performed by each of subtraction amplifiers 48, 50, 52, 54 represent the difference between the current flowing through a respective one of converter channels 18a, 18b, 18c, 18d and the average of the converter channel currents being sourced conjunctively by converter channels 18a, 18b, 18c, 18d (i.e., the value represented by  $V_{average}$ ). Outputs 48c, 50c, 52c, and 54c of subtraction circuits 48, 50, 52, 54, respectively, are electrically connected to a respective one of compensation circuits G.

Each control circuit channel also includes a compensation circuit G1, G2, G3, G4. Each compensation circuit G1, G2, G3, G4 performs current loop compensation functions, such as, for example, gain or filter functions to shape the current feedback wave, to achieve adequate current balancing, or to prevent current loop instability. Each compensation circuit G1, G2, G3, G4 may include at least one pole and zero. The output of each compensation circuit G1, G2, G3, G4 represents the difference between the current flowing through a respective one of converter channels 18a, 18b, 18c, 18d and the overall average of the converter channel currents being sourced conjunctively by converter channels 18a, 18b, 18c, 18d (i.e., the value represented by  $V_{average}$ ), and is represented by signals  $\Delta I_1$ ,  $\Delta I_2$ ,  $\Delta I_3$ ,  $\Delta I_4$ ,

respectively. Thus, signals  $\Delta I_1$ ,  $\Delta I_2$ ,  $\Delta I_3$ ,  $\Delta I_4$  represent the difference between the overall average of the converter channel currents being sourced conjunctively by converter channels 18a, 18b, 18c, 18d (i.e., the value represented by  $V_{average}$ ) and the actual value of the current flowing within converter channels 18a, 18b, 18c, and 18d, respectively. More particularly, and for example,  $\Delta I_1$  represents the difference between the overall average of the converter channel currents being sourced conjunctively by channels 18a, 18b, 18c, 18d, and the actual value of the converter channel current flowing within converter channel 18a. Likewise, and as a further example,  $\Delta I_2$  represents the difference between the overall average of the converter channel currents being sourced conjunctively by converter channels 18a, 18b, 18c, 18d, and the actual value of the current flowing within converter channel 18b. Ideally, each of the  $\Delta I_1$ ,  $\Delta I_2$ ,  $\Delta I_3$ , and  $\Delta I_4$  signals will be zero, thus indicating equal converter channel currents are flowing through each of converter channels 18a, 18b, 18c, 18d. Signals  $\Delta I_1$ ,  $\Delta I_2$ ,  $\Delta I_3$ ,  $\Delta I_4$  are input into subtraction circuits 58, 60, 62, 64, respectively.

Each control circuit channel includes a subtraction circuit 58, 60, 62, 64. Each of subtraction circuits 58, 60, 62, 64 include respective inputs 58a and 58b, 60a and 60b, 62a and 62b, and 64a and 64b. Inputs 58a, 60a, 62a, and 64a are electrically connected to G1, G2, G3, and G4, respectively, thereby connecting each of subtraction circuits 58, 60, 62, and 64 to signals  $\Delta I_1$ ,  $\Delta I_2$ ,  $\Delta I_3$ ,  $\Delta I_4$ , respectively. Each of inputs 58b, 60b, 62b, and 64b, are electrically connected to output 42b of E/A 42, thereby connecting each subtraction circuit 58, 60, 62, and 64 to VE/A. As described hereinabove, VE/A increases when the voltage at output 36 of converter 10 is below the reference voltage REF applied to input 42a of E/A 42. Conversely, the output voltage VE/A of output 42b decreases when the voltage at output 36 of converter 10 is above the reference voltage REF applied to input 42a of E/A 42. Difference or subtraction circuits 58, 60, 62, and 64 compare a respective one of  $\Delta I_1$ ,  $\Delta I_2$ ,  $\Delta I_3$ , and  $\Delta I_4$  to signal VE/A. Outputs 58c, 60c, 62c, and 64c of subtraction circuits 58, 60, 62, 64, respectively, are electrically connected to a respective one of PWM amplifiers 68, 70, 72, 74.

Each control circuit channel includes a PWM amplifier 68, 70, 72, 74. Each of PWM amplifiers 68, 70, 72, 74 include inputs 68a and 68b, 70a and 70b, 72a and 72b, and 74a and 74b, respectively. Inputs 68a, 70a, 72a, 74a are electrically connected to outputs 58c, 60c, 62c, 64c, respectively, of subtraction circuits 58, 60, 62, 64, respectively. Each input 68b, 70b, 72b, 74b is connected to a reference PWM waveform. PWM amplifiers 68, 70, 72, 74

modify the reference PWM waveform dependent at least in part upon inputs 68a, 70a, 72a, 74a, respectively. More particularly, the pulse width of the reference PWM will be individually and separately modified by each PWM amplifier 68, 70, 72, 74 dependent at least in part upon a respective one of inputs 68a, 70a, 72a, 74a. The individually and separately modified reference PWM waveforms appear at control circuit outputs 14a, 14b, 14c, 14d of PWM amplifiers 68, 70, 72, 74, respectively, as signal PWM1, PWM2, PWM3, and PWM4, respectively. The modification of the reference PWM waveform by each PWM amplifier 68, 70, 72, and 74 is in such a direction as to bring the converter channel current of each converter channel 18a, 18b, 18c, 18d closer to the average output current,  $V_{\text{average}}$ . More particularly, the pulse width of each of signals PWM1, PWM2, PWM3, PWM4, will be modified (i.e. shortened or lengthened) in such a direction as to bring the converter channel current of each converter channel 18a, 18b, 18c, 18d closer to the average output current,  $V_{\text{average}}$ . Each signal PWM1, PWM2, PWM3, and PWM4 of PWM amplifiers 68, 70, 72, 74, respectively, is electrically connected to a respective one of converter channel inputs 22a, 22b, 22c, and 22d, respectively, as described hereinabove.

In use, when converter 10 is operating under, for example, the condition that converter channel 18a is carrying a converter channel current that is higher than the average of all converter channel currents, as represented by  $V_{\text{average}}$ , subtraction circuit 48 will generate a positive  $\Delta I_1$  signal. This positive  $\Delta I_1$  is input into subtraction circuit 58. Subtraction circuit 58 subtracts the positive  $\Delta I_1$  signal from  $VE/A$ , i.e. the output of error amplifier 42, thereby reducing output 58c, which is electrically connected to input 68a of PWM 68. In response, PWM 68 reduces the pulse width of PWM1 at output 14a. The reduction in pulse width of PWM1 reduces the converter channel current flowing through converter channel 18a to a value closer to the average of all converter channel currents, as represented by  $V_{\text{average}}$ .

Conversely, when converter 10 is operating under, for example, the condition that converter channel 18b is carrying a converter channel current that is lower than the average of all converter channel currents, as represented by  $V_{\text{average}}$ , a negative  $\Delta I_2$  signal is generated by subtraction circuit 50. This negative  $\Delta I_2$  signal is input into subtraction circuit 60. Subtraction circuit 60 subtracts the negative  $\Delta I_2$  signal from  $VE/A$ , i.e. the output of error amplifier 42, and the output 60c, which is electrically connected to input 70a of PWM 70, is increased. In response, PWM 70 increases the pulse width of PWM2 at output 14b. The increase in pulse

width of PWM2 increases the current flowing through channel 18b to a value closer to the average of all converter channel currents, as represented by  $V_{\text{average}}$ .

In the embodiment shown, converter 10 includes four converter channels 18a, 18b, 18c, 18d, and control circuit 14 includes four control circuit channels, each including a respective subtraction circuit 48, 50, 52, 54, another respective subtraction circuit 58, 60, 62, 64, a respective compensation circuit G1, G2, G3, G4, a respective PWM amplifier 68, 70, 72, 74, and a respective feedback path 28a, 28b, 28c, 28d. However, it is to be understood that converter 10 can be configured to include any number of channels with control circuit 14 be configured with a corresponding number of control circuit channels.

In the embodiment shown, compensation circuits G1, G2, G3, G4 each perform current loop compensation functions, such as, for example, gain or filter functions to shape the current feedback wave, or to prevent current loop instability. However, it is to be understood that it is not always necessary to incorporate compensation circuits into the present invention.

In the embodiment shown, signals  $V_{\text{ISENSE1}}$ ,  $V_{\text{ISENSE2}}$ ,  $V_{\text{ISENSE3}}$ , and  $V_{\text{ISENSE4}}$  are proportional to the current in each of feedback loops 28a, 28b, 28c, 28d, respectively. However, it is to be understood that the  $V_{\text{ISENSE}}$  signals may be alternately configured such as being based upon or based partly upon the current carried by the feedback loops, rather than being strictly proportional thereto.

In the embodiment shown, circuits 48, 50, 52, 54, and circuits 58, 60, 62, 64 are configured as subtraction circuits. However, it is to be understood that each of circuits 48, 50, 52, 54, and circuits 58, 60, 62, 64 could be alternatively configured, such as, for example, difference amplifiers, to produce an output signal representative of the difference between signals input into the circuits.

While this invention has been described as having a preferred design, the present invention can be further modified within the spirit and scope of this disclosure. This application is therefore intended to cover any variations, uses, or adaptations of the present invention using the general principles disclosed herein. Further, this application is intended to cover such departures from the present disclosure as come within the known or customary practice in the art to which this invention pertains and which fall within the limits of the appended claims

## WHAT IS CLAIMED:

1. A multi-phase DC/DC converter having an output voltage, said converter comprising:

a plurality of converter channels, each of said plurality of converter channels including a converter channel input and a converter channel output, each of said plurality of converter channels being configured for generating a converter channel current and for adjusting said converter channel current in response to a control signal electrically connected to each said converter channel input;

a control circuit, comprising:

means for generating an error signal, said error signal being representative of a comparison of said output voltage to a reference voltage;

a plurality of control circuit channels, each of said plurality of control circuit channels corresponding to one of said plurality of converter channels, each of said plurality of control circuit channels comprising:

means for generating a channel current signal, said channel current signal being representative of a corresponding converter channel current;

means for generating a differential channel current signal, said differential channel current signal being representative of a comparison of said channel current signal to an average current signal, said average current signal being representative of an overall average current for said plurality of converter channels;

means for generating a differential error signal, said differential error signal being representative of a comparison of said error signal to said differential channel current signal; and

a pulse width modulator having a ramp input and a control input, said control input being electrically connected to said differential error signal, said pulse width modulator configured for generating said control signal, said control signal being based at least in part upon said differential error signal, said control signal being electrically coupled to a corresponding said converter channel input; and

means for generating said average current signal.

2. The multi-phase DC/DC converter of claim 1, wherein each of said plurality of control circuit channels further includes a respective compensation circuit.

3. The multi-phase DC/DC converter of claim 2, wherein each said compensation circuit comprises a frequency compensation circuit having at least one pole and zero, said frequency compensation circuit being configured for at least one of optimizing and stabilizing said differential channel current signal.

4. The multi-phase DC/DC converter of claim 1, wherein said means for generating a differential channel current signal comprises a first subtracting circuit configured for subtracting said channel current signal from said average current signal.

5. The multi-phase DC/DC converter of claim 1, wherein said means for generating an error signal comprises an error amplifier having a first input and a second input, said first input being electrically connected to said first input, said second input being electrically connected to a reference voltage.

6. The multi-phase DC/DC converter of claim 1, wherein said means for generating a differential error signal comprises a second subtracting circuit configured for subtracting said error signal from said differential channel current signal.

7. The multi-phase DC/DC converter of claim 1, wherein each of said plurality of control circuit channels includes a control circuit channel input, said means for generating a channel current signal comprises a current feedback path, said current feedback path electrically coupling said control circuit channel input to a corresponding said converter channel output.

8. The multi-phase DC/DC converter of claim 1, wherein said means for generating said average current signal comprises a scaling circuit and a summing circuit electrically connected to said scaling circuit, said summing circuit configured for adding together each respective said channel current signal and for generating a sum signal representative thereof, said scaling circuit configured for scaling said sum signal and for generating said average current signal.

9. A method of balancing a plurality of channel currents, each of said plurality of channel currents flowing in a corresponding one of a plurality of channels in a multi-phase DC/DC converter, said DC/DC converter having an output voltage, said method comprising the steps of: sensing each of said plurality of channel currents to thereby determine a



plurality of channel current signals;

averaging together said plurality of channel current signals to thereby determine an average channel current signal;

comparing each of said plurality of channel current signals to said average channel current signal to thereby determine a respective differential channel current signal for each of said plurality of channels;

further comparing said output voltage to a reference voltage to thereby determine an error signal;

furthermore comparing each said differential channel current signal to said error signal to thereby determine a respective differential error signal for each of said plurality of channels; and

adjusting each of said plurality of channel currents based at least in part upon a corresponding said differential error signal to thereby make each of said plurality of channel currents substantially equal to each other.

10. The method of claim 9, comprising the further step of stabilizing and optimizing said differential channel current signal.

11. The method of claim 10, wherein said stabilizing and optimizing step comprises filtering each said differential channel current signal with a frequency compensation circuit, said frequency compensation circuit having at least one pole and zero.

12. The method of claim 9, wherein said averaging step comprises :  
adding with a summing circuit each of said plurality of channel current signals to thereby produce a summing signal; and

scaling said summing signal with a scaling circuit to thereby produce said average channel current signal.

13. The method of claim 9, wherein said comparing step comprises subtracting with a subtracting circuit said average channel current signal from each of said plurality of channel.

14. The method of claim 9, wherein said further comparing step comprises subtracting with a subtracting circuit said reference voltage from said output voltage of said converter.

15. The method of claim 9, wherein said furthermore comparing step comprises subtracting with a subtracting circuit said error signal from each said differential channel current signal.

16. The method of claim 9, wherein said adjusting step comprises electrically coupling a respective one of each said differential error signal to an input of a corresponding pulse width modulator, each said pulse width modulator configured for issuing a control signal, each said control signal based at least in part upon a corresponding said differential error signal, each said control signal being electrically coupled to a corresponding one of said plurality of channels, each of said plurality of channels being configured for adjusting a corresponding one of said plurality of channel currents based at least in part upon said control signal to thereby make each of said plurality of channel currents substantially equal to each other.

17. A multi-phase DC/DC converter, comprising:  
a converter output;  
a plurality of converter channels, each of said plurality of converter channels having a respective converter channel input and a respective converter channel output, each said converter channel output being electrically connected to said converter output, each of said plurality of converter channels being configured for sourcing a respective channel current, each of said plurality of converter channels being configured to adjust a corresponding said channel current in response to a control signal electrically connected to a corresponding said converter channel input; and

a control circuit, comprising:  
a summing circuit having a plurality of summing circuit inputs and a summing circuit output;  
a plurality of current feedback paths, each of said plurality of current feedback paths electrically connecting a respective said converter channel output to a corresponding one of said plurality of summing circuit inputs;  
a scaling circuit having a scaling input and a scaling output, said scaling input being electrically connected to said summing circuit output;  
a plurality of first subtraction circuits each having a first input, a second input

and a first subtraction circuit output, each said second input being electrically connected to said scaling output, each said first input being electrically connected to a corresponding one of said plurality of current feedback paths;

an error amplifier having a reference input, an error input, and an error output, said reference input being electrically connected to a reference voltage;

a voltage feedback path connecting said converter output to said error input of said error amplifier;

a plurality of second subtraction circuits each having a first input, a second input and a second subtraction circuit output, each said first input being electrically connected to said error output, each said second input being electrically connected to a corresponding said first subtraction circuit output; and

a plurality of pulse width modulators each having a ramp input, a control input, and a pulse width modulator output, each said control input being electrically connected to a corresponding said second subtraction circuit output, each said ramp input being connected to a ramp voltage source, each said pulse width modulator output being electrically connected to a corresponding said converter channel input.

18. The DC/DC converter of claim 17, further comprising a plurality of frequency compensation circuits each having an input and an output, each said input being electrically connected to a corresponding said first subtraction circuit output, each said output being electrically connected to a corresponding said second input of one of said plurality of said second subtraction circuits.

## ABSTRACT

A multi-phase DC/DC converter having an output voltage and including a plurality of converter channels. Each converter channel includes a converter channel input and a converter channel output. Each converter channel is configured for generating a converter channel current and for adjusting said converter channel current in response to a control signal electrically connected to each converter channel input. A control circuit generates an error signal representative of a comparison of the converter output voltage to a reference voltage. The control circuit includes a plurality of control circuit channels, each of which correspond to a converter channel. Each control circuit channel generates a channel current signal representative of a corresponding converter channel current, and generates a differential channel current signal representative of a comparison of the channel current signal to an average current signal. The average current signal is representative of an overall average current for the converter channels. Each control circuit channel generates a differential error signal representative of a comparison of the error signal to the differential channel current signal. Each control circuit channel includes a pulse width modulator having a ramp input and a control input. The control input is electrically connected to the differential error signal. The pulse width modulator generates the control signal based upon the differential error signal. The control signal is electrically coupled to a corresponding converter channel input. The control circuit generates the average current signal.




Figure 1




Figure 2

Please type a plus sign (+) inside this box →

PTO/SB/01 (12-97)

Approved for use through 9/30/00 OMB 0651-0032

Patent and Trademark Office, U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number

<b>DECLARATION FOR UTILITY OR DESIGN PATENT APPLICATION (37 CFR 1.63)</b>	<b>Attorney Docket Number</b>		87552.081500/SE-1539IP.A	
	<b>First Named Inventor</b>		Michael M. Walters	
	<b>COMPLETE IF KNOWN</b>			
	<b>Application Number</b>	TBA		
	<b>Filing Date</b>	Herewith		
	<b>Group Art Unit</b>	Unknown		
<input checked="" type="checkbox"/> Declaration Submitted with Initial Filing	OR	<input type="checkbox"/> Declaration Submitted after Initial Filing (surcharge (37 CFR 1.16 (e)) required)	<b>Examiner Name</b>	Unknown

**As a below named inventor, I hereby declare**

My residence, post office address, and citizenship are as stated below next to my name

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

**MULTI-PHASE CONVERTER WITH BALANCED CURRENTS**

the specification of which (Title of the Invention)

☒ is attached hereto

OR

☐ was filed on (MM/DD/YYYY)  as United States Application Number or PCT International

Application Number TBA and was amended on (MM/DD/YYYY)  (if applicable)

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment specifically referred to above

I acknowledge the duty to disclose information which is material to patentability as defined in 37 CFR 1.56

---

I hereby claim foreign priority benefits under 35 U.S.C. 119(a)-(d) or 365(b) of any foreign application(s) for patent or inventor's certificate, or 365(a) of any PCT international application which designated at least one country other than the United States of America, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or of any PCT international application having a filing date before that of the application on which priority is claimed

Prior Foreign Application Number(s)	Country	Foreign Filing Date (MM/DD/YYYY)	Priority Not Claimed	Certified Copy Attached?	
				YES	NO
None			<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
			<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
			<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
			<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>

☐ Additional foreign application numbers are listed on a supplemental priority data sheet PTO/SB/02B attached hereto

I hereby claim the benefit under 35 U.S.C. 119(e) of any United States provisional application(s) listed below

Application Number(s)	Filing Date (MM/DD/YYYY)	
60/151,982	September 1, 1999	<input type="checkbox"/> Additional provisional application numbers are listed on a supplemental priority data sheet PTO/SB/02B attached hereto.

[Page 1 of 2]

**Burden Hour Statement:** This form is estimated to take 0.4 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. **DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO:**

Please type a plus sign (+) inside this box →

PTO/SB/01 (12-97)  
Approved for use through 9/30/00 OMB 0651-0032  
Patent and Trademark Office, U S DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number

## DECLARATION—Utility or Design Patent Application

I hereby claim the benefit under 35 U.S.C. 120 of any United States application(s), or 365(c) of any PCT international application designating the United States of America, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of 35 U.S.C. 112, I acknowledge the duty to disclose information which is material to patentability as defined in 37 CFR 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application

U. S. Parent Application or PCT Parent Number	Parent Filing Date (MM/DD/YYYY)	Parent Patent Number (if applicable)
None		

☐ Additional U.S. or PCT international application numbers are listed on a supplemental priority data sheet PTO/SB/02B attached hereto

As a named inventor, I hereby appoint the following registered practitioner(s) to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith

☐ Customer Number  
OR

☒ Registered practitioner(s) name/registration number listed below

Place Customer  
Number Bar Code  
Label here

Name	Registration Number	Name	Registration Number
Thomas R. FitzGerald	26,730	Ronald S. Kareken	20,573
Lee J. Fleckenstein	36,136	Laurence S. Roach	45,044
Ronald J. Kisicki	38,205	Bidyut K. Niyogi	27,071
Douglas A. Balog	42,288		

☐ Additional registered practitioner(s) named on supplemental Registered Practitioner Information sheet PTO/SB/02C attached hereto

Direct all correspondence to.

☐ Customer Number or  
Bar Code Label

OR ☒ Correspondence address below

Name	Thomas R. FitzGerald				
Address	Jaeckle Fleischmann & Muegel, LLP				
Address	39 State Street				
City	Rochester	State	NY	ZIP	14614-1310
Country	USA	Telephone	(716) 262-3640	Fax	(716) 262-4133

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true, and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under 18 U.S.C. 1001 and that such willful false statements may jeopardize the validity of the application or any patent issued thereon

Name of Sole or First Inventor:

☐ A petition has been filed for this unsigned inventor

Given Name (first and middle (if any))		Family Name or Surname					
Michael M.		Walters					
Inventor's Signature	<i>Michael M. Walters</i>		Date	5/26/00			
Residence: City	Apex	State	NC	Country	USA	Citizenship	USA
Post Office Address	1029 Sunset Meadows Drive						
Post Office Address							
City	Apex	State	NC	ZIP	27502	Country	USA

☒ Additional inventors are being named on the 1 supplemental Additional Inventor(s) sheet(s) PTO/SB/02A attached hereto


+


Approved for use through 9/30/98 OMB 0651-0032

Patent and Trademark Office, U S DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

<h1 style="margin: 0;">DECLARATION</h1>	<p>ADDITIONAL INVENTOR(S)          Supplemental Sheet          Page <u>1</u> of <u>1</u></p>
---	--

Name of Additional Joint Inventor, if any:				<input type="checkbox"/> A petition has been filed for this unsigned inventor			
Given Name (first and middle [if any])				Family Name or Surname			
Charles E.				Hawkes			
Inventor's Signature						5/26/00 Date	
Residence: City		Cary		State		NC	
				Country		USA	
Post Office Address		104 Donna Place					
Post Office Address							
City		Cary		State		NC	
				ZIP		27513	
				Country		USA	

Name of Additional Joint Inventor, if any:				<input type="checkbox"/> A petition has been filed for this unsigned inventor			
Given Name (first and middle [if any])				Family Name or Surname			
Robert H.				Isham			
Inventor's Signature						Date	
Residence: City		Flemington		State	NJ	Country	USA
Post Office Address		108 Capner Street					
Post Office Address							
City		Flemington		State	NJ	ZIP	08822
						Country	USA

Name of Additional Joint Inventor, if any:				<input type="checkbox"/> A petition has been filed for this unsigned inventor			
Given Name (first and middle [if any])				Family Name or Surname			
Inventor's Signature						Date	
Residence: City		State		Country		Citizenship	
Post Office Address							
Post Office Address							
City		State		ZIP		Country	

**Burden Hour Statement:** This form is estimated to take 0.4 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. **DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.**